

EXPRESS MAIL NO.: EV 333435768

DATE OF DEPOSIT: 1-7-2003

This paper and fee are being deposited with the U.S. Postal Service Express Mail Post Office to Addressee service under 37 CFR §1.10 on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Debbie Luawig  
Name of person mailing paper and fee

Debbie Luawig  
Signature of person mailing paper and fee

## METHOD FOR REMOVAL OF A SPACER

Inventors: Hsien-Kuang Chiu  
5F, NO. 111, Minshiang St.,  
Hsin-Chu, Taiwan 300, Republic of China  
Citizenship: Taiwan, R.O.C.

Chih-Hao Wang  
No. 6, Alley 1, Lane 158  
Chang Chuen Street  
Hsin-Chu, Taiwan 300, Republic of China  
Citizenship: Taiwan, R.O.C.

Assignee: Taiwan Semiconductor Manufacturing Co., LTD  
No. 6, Li-Hsin Rd. 6, Science-Based Industrial Park  
Hsin-Chu, Taiwan 300-77, R.O.C.

HAYNES AND BOONE, L.L.P.  
901 Main Street, Suite 3100  
Dallas, Texas 75202-3789  
(214) 651-5000  
Attorney Docket No. 24061.21  
Client Reference No. TSMC2002-0861  
R-41542.2

EXPRESS MAIL NO.: EV33343576805 DATE OF DEPOSIT: 7-7-2003  
This paper and fee are being deposited with the U.S. Postal Service Express Mail Post Office to Addressee service under 37 CFR §1.10 on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450  
Debbie Ludwig Debbie Ludwig  
Name of person mailing paper and fee Signature of person mailing paper and fee

## METHOD FOR REMOVAL OF A SPACER

### BACKGROUND

[0001] The present disclosure relates generally to the fabrication of semiconductor devices, and more particularly, to a method for removing a spacer used to define the lightly doped drain (LDD) regions in Metal Oxide Semiconductor Field Effect Transistor (MOSFET) fabrication.

[0002] Semiconductor device geometries have dramatically decreased in size since such devices were first introduced several decades ago. Since then, integrated circuits have generally followed the two year/half-size rule (often called Moore's Law), which means that the number of devices on a chip doubles every two years. Today's fabrication plants are routinely producing devices having 0.35  $\mu\text{m}$  and even 90 nm feature sizes or smaller. As geometries shrink, semiconductor manufacturing methods often must be improved.

[0003] Traditional methods for fabricating the MOSFETs used in integrated circuit structures are becoming inadequate as device size shrinks. Conventional MOSFET fabrication utilizes a technique of building material spacers to help control and define the implantation of dopants in the source and drain regions of the MOSFET. One way to control the implantation of dopants is by using an LDD region in a semiconductor substrate between the channel region (e.g., the region of the substrate beneath a gate electrode and a gate oxide) and the more heavily doped source and drain regions. This

LDD region between the channel and the more heavily doped conventional drain region reduces the electric field thereby mitigating short-channel effects, reducing hot-carrier generation, and increasing the junction breakdown voltage. The LDD region provides a gradual transition from the drain and/or source to the gate region. This transition area disburses any abrupt voltage changes and reduces the maximum electric field strength. A discussion of the LDD region may be found in S. Wolf, Silicon Processing for the VLSI Era 348 (Vol. 2, Lattice Press 1990).

[0004] Spacers are often used in the fabrication of LDD regions to facilitate the different levels of doping for the drain/source regions and the LDD regions. The LDD region can be controlled by the lateral spacer dimension and the thermal drive cycle, and can be independent from the source and drain implant depth. However, removing the spacer is critical because removal can damage adjacent structures, such as the gate and the underlying silicon substrate. This difficulty is exacerbated during the LDD formation process which can produce a hard polymer layer on top of the spacer, making its removal more difficult.

[0005] Other difficulties must also be considered. Layer thickness decreases and sensitivity to heat exposure (the thermal budget) needed to provide annealing and activation of dopants become critical as device geometries decrease. Also, transient enhanced diffusion (TED) can cause the LDD region to undesirably extend in both vertical and horizontal directions during the formation of such items as sidewall spacers. As device geometries shrink, the harmful effects of TED have become a greater problem, prompting efforts to eliminate any spacer made during the semiconductor fabrication.

#### **SUMMARY**

[0006] Provided is a new and improved method and system for removing a spacer, such as associated with a processing operation using a lightly doped drain (LDD) region. In one embodiment, the method includes defining an electrode on a substrate, forming a spacer adjacent to at least one sidewall of the electrode, and performing a processing operation on the substrate. The processing operation, which can be an ion implantation process, can use the spacer as a mask, and as a result can create a layer,

such as a polymer, on the spacer. The spacer can then be removed by applying a first dry etch process to remove the layer on the spacer and a second wet etch process to remove the spacer. In some embodiments, the first dry etch utilizes a fluorine-contained plasma, such as one that uses a  $\text{CF}_4$ ,  $\text{CHF}_3$ ,  $\text{CH}_2\text{F}_2$ , or  $\text{CH}_3\text{F}$  etchant. In some embodiments, a third wet etch process can be used to remove an oxide layer underlying the spacer.

**[0007]** In another embodiment, a semiconductor device having a lightly doped region is provided. the semiconductor device includes an electrode formed on a substrate, and first and second regions in the substrate that are spaced from the electrode. The first region is relatively deep and spaced a first distance from the electrode, and the second region is relatively shallow and spaced a second distance from the electrode, the second distance being less than the first. The second region is produced through use of a disposable spacer positioned adjacent to a side wall of the electrode, where the silicon substrate remains undamaged by a phosphoric acid process used to remove the spacer.

**[0008]** In another embodiment, a system is provided for fabricating a lightly doped drain (LDD) region on a semiconductor substrate. The system includes means for creating a spacer and a first means for implanting a first relatively heavily doped region with the spacer in place. The system also includes one or more chambers for removing the spacer, the one or more chambers configured for applying a first dry process to remove the layer on the spacer, the first dry process utilizing a fluorine-contained plasma and applying a second wet etch process to remove the spacer. The system further includes a second means for implanting the LDD region with the spacer removed.

**[0009]** In some embodiments, the one or more chambers for removing the spacer is further configured for applying a third wet etch process to remove an oxide layer underlying the spacer.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

[0010] Fig. 1(a) - 1(i) are cross-sectional views showing the present invention used in a conventional process for fabricating an LDD MOSFET, wherein the light ion/dopant implantation is done prior to the heavy ion/dopant implantation. The process ends with a dry etching of the spacer followed by a wet etching.

[0011] Fig. 2(a) to 2(j) are cross-sectional views showing the present invention used in an inverse-sequence process for fabricating an LDD MOSFET, wherein the heavy ion/dopant implantation is done prior to the light ion/dopant implantation. The process ends with a dry etching of the spacer followed by wet etching.

[0012] Fig. 3 is a block diagram illustrating the method of removal of a spacer in accordance with the present invention.

### **DETAILED DESCRIPTION**

[0013] The present invention provides a method for the removal of spacer material used in the fabrication of lightly doped drain (LDD) regions or LDD structures in a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) on a semiconductor substrate. It is understood, however, that this specific example is only provided to teach the broader inventive concept, and one of ordinary skill in the art can easily apply the teachings of the present disclosure to other semiconductor devices and structures.

[0014] Referring now to Fig. 1(a) – 1(i), the fabrication of an LDD structure in a MOSFET can utilize an enhanced spacer removal method which includes a dry plasma etch and a wet etch to reduce the probability of transient enhanced diffusion (TED).

[0015] Referring specifically to Fig. 1(a), in this embodiment, a gate oxide layer 12 can be formed on a semiconductor substrate 10 such as silicon. In one example, the gate oxide layer 12 can be formed in a thermal oxidation furnace of approximately 700° - 900° C or higher for a relatively short time of less than 5 seconds to 60 minutes. The gate oxide layer 12 can also be formed, for example, over epitaxial silicon or silicon on insulator. The gate oxide film 12 may be formed in a batch process or a single

semiconductor substrate 10 process where a single wafer process may utilize rapid thermal anneal (RTA) along with an insitu steam generation method, for example. Next, a polysilicon layer 13 and a cap gate oxide layer 14 can be formed on the gate oxide layer 12. The polysilicon layer 13 can be formed, for example, in a thermal oxidation furnace using temperatures of approximately 700° – 900° C or in an RTA apparatus in which the substrate is subjected to temperatures of approximately 700° – 1000° C for approximately 10 seconds-to 30 minutes. The cap gate oxide layer 14 can be formed, for example, in a thermal oxidation furnace of approximately 700° - 900° C or higher, for a relatively short time of less than 60 minutes or by chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), and/or atomic layer deposition (ALD) at much lower processing temperatures.

[0016] Referring to Fig. 1(b), the cap gate oxide layer 14 and the polysilicon layer 13 can be etched by applying a selective etching method to define a gate electrode 13a covered with an cap gate oxide layer 14 on the gate oxide layer 12. The layers may be formed in a chamber for performing CVD, PECVD, ALD, electro-chemical deposition, physical vapor deposition (PVD), or any other method that is known by one who is skilled in the art.

[0017] Referring to Fig. 1(c), a light dose of, for example, phosphorus ions and a low implanting energy can be used for a first ion implantation 110. The entire surface of the resulting structure shown in Fig. 1(b) can be implanted resulting in a lightly doped N-type source/drain region 101 of a MOSFET. Alternatively, the first ion implantation 110 may utilize boron ions or any other p-type dopant to form a P-type source/drain region 101 of a MOSFET.

[0018] Referring to Fig. 1(d), a silicon oxide and/or silicon nitride layer 15 can be deposited over the entire surface of the resulting structure shown in Fig. 1(c) in a CVD or ALD chamber.

[0019] Referring to Fig. 1(e), the silicon oxide and/or silicon nitride layer 15 and the gate oxide layer 12 can be partially etched by a dry etching or plasma etching method such that part of the silicon oxide and/or silicon nitride layer 15 and the gate oxide

layer 12 remain to form sidewall spacers 15a adjacent to each of opposite sides of the gate electrode 13a and the cap oxide layer 14a.

[0020] Referring now to Fig.1(f), is placed into a chamber and using the sidewall spacers 15a as a mask, the surface of the fabrication is subjected to a second ion implantation 120. The second ion implantation 120, which can use arsenic ions, for example, has a different characteristic than the first implantation for forming the lightly doped N-type source/drain region 101. In the present example, the second ion implantation 120 uses a larger dose and a higher implanting energy than the first ion implantation 110. As a result, heavily doped N-type source and/or drain regions 102 are formed having deeper junctions than those of the lightly doped N-type source/drain region 101. Alternatively, a heavily p-type dopant may be used for a second ion implantation 120.

[0021] After the second ion implantation 120, the spacers 15a which contain a silicon oxide and/or silicon nitride layer 15 can become coated with or may form a polymer layer 16a. The polymer layer 16a can form during the second ion implantation 120 and can be due, in part, to residue from an earlier photoresist process. Although the silicon oxide and/or silicon nitride layers of 15a can be effectively removed using a wet etch with  $H_3PO_4$  acid followed by a HF wet etch, using these types of wet etching processes to remove the polymer layer 16a can cause over etching which can lead to TED and damage to the underlying silicon substrate and gate structure. In another embodiment, particularly in geometries approaching 0.1 micron or less, the polymer layer 16a can be effectively removed by using a light dry or plasma etch 122. The light dry or plasma etch 122 can be used to remove the polymer layer 16a, and in some embodiments, a portion of the silicon oxide and/or silicon nitride layer 15 of the spacer 15a.

[0022] Fig. 1(g) shows the employment of a light dry etching process 122 to remove the polymer layer 16a. The etching process can include many different processes for removing material. For example, a chamber for performing an ashing process can utilize oxygen and fluorine-contained plasma to remove (via volatilization) the desired material. Also, a single wafer plasma etch chamber can utilize a fluorine chemistry to

be a prominent component of the plasma etch chemistry. Further examples of suitable dry etch chemistries include Ar and O<sub>2</sub> together with a reactant perfluorocarbon gas such as CF<sub>4</sub>, CHF<sub>3</sub>, CH<sub>2</sub>F<sub>2</sub>, or CH<sub>3</sub>F. The oxygen component becomes partially ozone in the plasma environment, which aids in removing the polymer layer 16a, and the fluorine reactants also help to remove the polymer layer 16a. If a plasma etch is used, the plasma process can be on the order of 40 ~ 300 mTorr with a radio frequency (RF) power in the range of 150 ~ 1500W to produce a temperature less than about 500°C. Process gas flows can vary according to the desired optimal process conditions, and examples include:

[0023] example 1: CH<sub>2</sub>F<sub>2</sub> = 20 ~ 80 sccm; Ar = 100 ~ 500 sccm; O<sub>2</sub> = 20 ~ 150 sccm;

[0024] example 2: CH<sub>3</sub>F = 10 ~ 50 sccm; Ar = 100 ~ 500 sccm; O<sub>2</sub> = 20 ~ 150 sccm.

[0025] Referring to Fig. 1(h), in the same or different chamber, the spacer 15a can be removed (or further removed) with a light wet etch 124 using, for example, an H<sub>3</sub>PO<sub>4</sub> acid. The light wet etch 124 can help to remove the spacers 15a and any residual of the polymer layer 16a. In some embodiments, the wet etch 124 can also remove some or all of the exposed portion of the silicon dioxide layer 12.

[0026] Referring to Fig. 1(i), in the same or different chamber, after the removal of the polymer layer 16a and the spacers 15a with the dry and wet etch processes, an additional wet etch 126 can be employed to remove the exposed portion of the silicon dioxide layer 12 (if not done so by the second etch). For example, a HF acid can be used. With the removal of the polymer layer 16a, the spacer 15a, and the silicon dioxide layer 12, the MOSFET structure is less susceptible to TED.

[0027] Referring now to Figs. 2(a) – 2(f), another method for fabricating an LDD MOSFET structure can incorporate the spacer removal method of the present invention into an inverse-sequence process. As discussed above, one or more of the layers may be formed by CVD, PECVD, electro-chemical deposition, PVD, ALD, or any other method that is known by one who is skilled in the art.



**[0028]** Referring specifically to Fig. 2(a), a gate oxide layer 21 is formed on a semiconductor substrate 20 such as silicon through a conventional heat treatment such as dry oxidation in a pure oxygen environment, for example. Another method for forming the gate oxide layer 21 could be by RTA with insitu steam generation and followed by nitridation by a nitrogen containing plasma source of a gate oxide layer 21 to provide an equivalent oxide thickness (EOT). Next a conductive layer 22, such as doped polysilicon layer, is formed on the gate oxide layer 12 through a method such as CVD, PECVD, ALD, or PVD. The conductive layer 22 can comprise a plurality of laminated layers such as, a doped polysilicon layer, a tungsten silicide layer, and a silicon nitride layer forming on a silicon oxide layer. The polysilicon layer or conductive layer 22 can be formed in a thermal oxidation furnace using temperatures of approximately 700° – 900° C or in a rapid thermal annealing (RTA) apparatus in which the substrate can be subjected to temperatures of approximately 700° – 1000° C. for approximately 10 seconds to-30 minutes. Subsequently, a patterned photoresist layer 200 can be formed on the conductive layer 22 through conventional photolithography or other lithographic processes.

**[0029]** Referring to Fig. 2(b), the conductive layer 22 can be selectively etched by using the photoresist layer 200 as a mask so as to define a gate electrode 22a on the gate oxide layer 21. The resulting structure can be heated and annealed in a conventional furnace (not shown) or an RTA (not shown).

**[0030]** Referring to Fig. 2(c), an insulating layer 24 made of, for example, silicon nitride can be deposited over the surface of the resulting structure shown in Fig. 2(b) through the CVD, PECVD, ALD method.

**[0031]** Referring to Fig. 2(d), the insulating layer 24 can be partially etched through a reactive ion etching (RIE), inductively coupled plasma source (ICP), electro cyclotron resonance (ECR) microwave plasma source, or helicon plasma source etching method or other appropriate process so that part of the insulating layer 24 remains to form disposable sidewall spacers 24a adjacent to each of opposite sides of the gate electrode 22a.

[0032] Referring to Fig. 2(e), using the gate electrode 22a and the disposable sidewall spacers 24a as a mask, the surface of the structure can be subjected to a first ion implantation 210 using, for example, arsenic ions. The first ion implantation 210 forms heavily doped N-type source/drain regions 202 having deep junctions within the semiconductor substrate 10. The first ion implantation 210 can involve a process whereby the semiconductor substrate(s) 20 are processed on a large rotating wheel in a high vacuum environment (not shown). An ion beam of the dopant can be raster scanned across the semiconductor substrate(s) 20 as the wheel carrying the semiconductor substrate(s) 20 are rotated. As a result of the first ion implantation 210, a polymer layer 24b can be developed over the LDD region. The polymer layer 24b can contain dopants induced by the ion implantation 210 which can contribute to the possibility of TED. Removal of the polymer layer 24b and the remaining spacers 24a reduces the possibility of TED and improves the electrical reliability of the MOSFET.

[0033] Fig. 2(f) illustrates the removal of the polymer layer 24b by a plasma etch process 212. The plasma etch process 212 can be a single substrate 10 process where a fluorine or perfluorocarbon chemistry is a prominent component of the process environment. For example, if the spacer 24a is composed of a polymer shell 24b and silicon nitride 24, an appropriate dry etch chemistry could include Ar and O<sub>2</sub> together with a plurality fluorine containing gas such as CF<sub>4</sub>, CHF<sub>3</sub>, CH<sub>2</sub>F<sub>2</sub>, or CH<sub>3</sub>F, as the reactant species. The oxygen component of the plasma becomes partially ozone in the plasma environment which aids the removal of the polymer layer 24b, and adding the fluorine reactants can further help to remove the polymer layer 24b. The plasma etch process pressure can be on the order of 40 to 300 mTorr.

[0034] Fig. 2(g) illustrates the removal of the silicon nitride layer 24 of the spacer 24a which can be effectively removed by a wet etch with H<sub>3</sub>PO<sub>4</sub> followed by wet etch with HF (collectively designated with the reference numeral 214).

[0035] Referring now to Fig. 2(h), after the removal of the polymer layer 24b and the spacers 24a, the MOSFET gate stack 22a can be free of dopants, significantly reducing the possibility of TED.

[0036] Referring now to Fig. 2(i), using the gate electrode 22a as a mask, a second ion implantation 220 can be employed in which phosphorus ions, for example, can be implanted over the entire surface of the resulting structure of Fig. 2(h) to form the lightly doped N-type source/drain regions 201 which can have relatively shallow junctions within the semiconductor substrate 20. The second ion implantation 220 can involve a dose amount of about  $1 \times 10^{13}$  to  $3 \times 10^{13}$  (atoms/cm<sup>3</sup>) and an implanting energy of about 10 to 30 keV, for example.

[0037] The resulting structure can then be annealed through an appropriate process such as a RTA process at a temperature of about 950° C to 1050° C for about 10 to 60 seconds, for example. Therefore, any damage or defects generated by the second ion implantation 220 are eliminated. Finally, referring to Fig. 2(j), an isolation or dielectric layer 25 can be deposited over the entire structure that was formed after the annealing process.

[0038] Referring now to Fig. 3, a method 300 can be used for effectively removing a spacer, such as for use in fabricating a LDD. It is common that the spacer includes a hardened top layer, such as the hard polymer layer 16a formed over the spacer 15a of Fig. 1(f). The spacer removal process may begin at step 320 with a removal of the top surface by a dry etch or a light plasma etch. The light plasma etch can use, for example, one or more of the chemistries: Ar, O<sub>2</sub>, CF<sub>4</sub>, CHF<sub>3</sub>, CH<sub>2</sub>F<sub>2</sub>, or CH<sub>3</sub>F. Execution then proceeds to step 340 for the removal of the spacer. Step 340 may utilize a separate etching process that is specifically selected for removing the spacer. For example, wet etch process may use an etchant such as H<sub>3</sub>PO<sub>4</sub>. After removal of the spacer, execution proceeds to step 360 to remove any underlying layers, such as an oxide layer, using another etch. Examples include a second light wet etch using HF acid, or even another plasma etch with a different etch chemistry and process environment. It is understood that two or more of the three etches 320, 340, 360 can be performed in a common processing chamber.

[0039] The present embodiments provide many advantages. In both the inverse source/drain LDD process and the non-inverse source/drain LDD process described above, TED can be greatly reduced using the spacer removal method of the present

invention. Another advantage is the low thermal budget required. The semiconductor substrate temperature can be kept at a low temperature between the time when the spacers 24 are formed and removed which reduces the likelihood of TED as compared to other disposable spacer methods which require temperature in excess of 650° C and/or substantially large bias. It is understood that advantages can be different for different embodiments, and the description of advantage for some embodiments is not intended to further limit the invention.

**[0040]** The present invention has been described relative to a preferred embodiment. Improvements or modifications that become apparent to persons of ordinary skill in the art only after reading this disclosure are deemed within the spirit and scope of the application. Specifically, the removal of spacers by a combination of dry or plasma etching and wet or chemical etching as described above is not limited to a family of semiconductor devices and may be used to treat other metal silicon-based surfaces of any shape planar, curved, spherical, or three-dimensional. Although the present invention is described in detail with reference to the process of removing spacers in the formation of LDD structures for n-type metal oxide semiconductor (NMOS) devices, it can be used with other types of semiconductor devices as well. For example, the present invention is applicable to PMOS (P-type MOS), CMOS (complementary MOS), and other structures where such spacers can be utilized.

**[0041]** It is understood that modifications, changes and substitutions are intended in the foregoing disclosure and in some instances some features of the invention will be employed without a corresponding use of other features. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention.